[PDF] Investigating The Effect Of Virtual Channel On The Performance Of Network On Chip eBook

Author : Adnan Ahmad
Publisher :
Page : pages
File Size : 19,91 MB
Release : 2017
Category :
ISBN :

GET BOOK

Network-on-Chip(NoC) is the communication backbone in domain of of multi-core processor systems. As the number of cores in conventional bus based architecture is increasing communication techniques are becoming ineffective and complex. Wormhole flow control is the most commonly used flow control algorithm in NoC. However as the work load is increased in the NoC wormhole flow control causes head-of-line blocking which results in contention for the physical channel. This issue can be resolved by using virtual channel flow control. In this work we investigate the effect of input-queued Virtual Channels router model on the performance of NoC by varying different parameters like injection rate and the packet length. We simulate K-ary-n cubes mesh topology with dimension order routing (DOR) under synthetic workloads in order to find the effect of virtual channels on the performance of Mesh network in term of throughput and latency. We show that as the number of virtual channels is increased there is an improvement in the throughput and latency of the network up to a certain number of virtual channels beyond which the network reaches saturated state. Our work can be used as a guidance to find the optimal number of virtual channels for a given NoC configuration and traffic parameters.

Author : Axel Jantsch
Publisher : Springer Science & Business Media
Page : 304 pages
File Size : 41,58 MB
Release : 2007-05-08
Category : Computers
ISBN : 0306487276

GET BOOK

As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.

Author : Muhammad Yasir Qadri
Publisher : CRC Press
Page : 492 pages
File Size : 28,46 MB
Release : 2013-07-26
Category : Computers
ISBN : 1439880646

GET BOOK

The saturation of design complexity and clock frequencies for single-core processors has resulted in the emergence of multicore architectures as an alternative design paradigm. Nowadays, multicore/multithreaded computing systems are not only a de-facto standard for high-end applications, they are also gaining popularity in the field of embedded computing. The start of the multicore era has altered the concepts relating to almost all of the areas of computer architecture design, including core design, memory management, thread scheduling, application support, inter-processor communication, debugging, and power management. This book gives readers a holistic overview of the field and guides them to further avenues of research by covering the state of the art in this area. It includes contributions from industry as well as academia.

Author : Chrysostomos Nicopoulos
Publisher : Springer Science & Business Media
Page : 237 pages
File Size : 28,48 MB
Release : 2009-09-18
Category : Technology & Engineering
ISBN : 904813031X

GET BOOK

[2]. The Cell Processor from Sony, Toshiba and IBM (STI) [3], and the Sun UltraSPARC T1 (formerly codenamed Niagara) [4] signal the growing popularity of such systems. Furthermore, Intel’s very recently announced 80-core TeraFLOP chip [5] exemplifies the irreversible march toward many-core systems with tens or even hundreds of processing elements. 1.2 The Dawn of the Communication-Centric Revolution The multi-core thrust has ushered the gradual displacement of the computati- centric design model by a more communication-centric approach [6]. The large, sophisticated monolithic modules are giving way to several smaller, simpler p- cessing elements working in tandem. This trend has led to a surge in the popularity of multi-core systems, which typically manifest themselves in two distinct incarnations: heterogeneous Multi-Processor Systems-on-Chip (MPSoC) and homogeneous Chip Multi-Processors (CMP). The SoC philosophy revolves around the technique of Platform-Based Design (PBD) [7], which advocates the reuse of Intellectual Property (IP) cores in flexible design templates that can be customized accordingly to satisfy the demands of particular implementations. The appeal of such a modular approach lies in the substantially reduced Time-To- Market (TTM) incubation period, which is a direct outcome of lower circuit complexity and reduced design effort. The whole system can now be viewed as a diverse collection of pre-existing IP components integrated on a single die.

Author : William James Dally
Publisher : Elsevier
Page : 581 pages
File Size : 41,17 MB
Release : 2004-03-06
Category : Computers
ISBN : 0080497802

GET BOOK

One of the greatest challenges faced by designers of digital systems is optimizing the communication and interconnection between system components. Interconnection networks offer an attractive and economical solution to this communication crisis and are fast becoming pervasive in digital systems. Current trends suggest that this communication bottleneck will be even more problematic when designing future generations of machines. Consequently, the anatomy of an interconnection network router and science of interconnection network design will only grow in importance in the coming years.This book offers a detailed and comprehensive presentation of the basic principles of interconnection network design, clearly illustrating them with numerous examples, chapter exercises, and case studies. It incorporates hardware-level descriptions of concepts, allowing a designer to see all the steps of the process from abstract design to concrete implementation. Case studies throughout the book draw on extensive author experience in designing interconnection networks over a period of more than twenty years, providing real world examples of what works, and what doesn't. Tightly couples concepts with implementation costs to facilitate a deeper understanding of the tradeoffs in the design of a practical network. A set of examples and exercises in every chapter help the reader to fully understand all the implications of every design decision.

Author : Radu Marculescu
Publisher : Now Publishers Inc
Page : 101 pages
File Size : 14,67 MB
Release : 2008-12-24
Category : Computers
ISBN : 1601981929

GET BOOK

Addresses the concept of network in three different contexts representing the deterministic, probabilistic, and statistical physics-inspired design paradigms.

Author : Daniel Ulf Becker
Publisher :
Page : pages
File Size : 21,74 MB
Release : 2012
Category :
ISBN :

GET BOOK

Continuing advances in semiconductor technology, coupled with an increasing concern for energy efficiency, have led to an industry-wide shift in focus towards modular designs that leverage parallelism in order to meet performance goals. Networks-on-Chip (NoCs) are widely regarded as a promising approach for addressing the communication challenges associated with future Chip Multi-Processors (CMPs) in the face of further increases in integration density. In the present thesis, we investigate implementation aspects and design trade-offs in the context of routers for NoC applications. In particular, our focus is on developing efficient control logic for high-performance router implementations. Using parameterized RTL implementations, we first evaluate representative Virtual Channel (VC) and switch allocator architectures in terms of matching quality, delay, area and power. We also investigate the sensitivity of these properties to key network parameters, as well as the impact of allocation on overall network performance. Based on the results of this study, we propose microarchitectural modifications that improve delay, area and energy efficiency: Sparse VC allocation reduces the complexity of VC allocators by exploiting restrictions on transitions between packet classes. Two improved schemes for speculative switch allocation improve delay and cost while maintaining the critical latency improvements at low to medium load; this is achieved by incurring a minimal loss in throughput near the saturation point. We also investigate a practical implementation of combined VC and switch allocation and its impact on network cost and performance. The second part of the thesis focuses on router input buffer management. We explore the design trade-offs involved in choosing a buffer organization, and we evaluate practical static and dynamic buffer management schemes and their impact on network performance and cost. We furthermore show that buffer sharing can lead to severe performance degradation in the presence of congestion. To address this problem, we introduce Adaptive Backpressure (ABP), a novel scheme that improves the utilization of dynamically managed router input buffers by varying the stiffness of the flow control feedback loop based on downstream congestion. By inhibiting unproductive buffer occupancy, this mitigates undesired interference effects between workloads with differing performance characteristics.

Author : Konstantinos Tatas
Publisher : Springer Science & Business Media
Page : 271 pages
File Size : 30,71 MB
Release : 2013-10-08
Category : Technology & Engineering
ISBN : 1461442745

GET BOOK

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.

Author : Giovanni De Micheli
Publisher : Elsevier
Page : 408 pages
File Size : 32,39 MB
Release : 2006-08-30
Category : Technology & Engineering
ISBN : 0080473563

GET BOOK

The design of today's semiconductor chips for various applications, such as telecommunications, poses various challenges due to the complexity of these systems. These highly complex systems-on-chips demand new approaches to connect and manage the communication between on-chip processing and storage components and networks on chips (NoCs) provide a powerful solution. This book is the first to provide a unified overview of NoC technology. It includes in-depth analysis of all the on-chip communication challenges, from physical wiring implementation up to software architecture, and a complete classification of their various Network-on-Chip approaches and solutions. * Leading-edge research from world-renowned experts in academia and industry with state-of-the-art technology implementations/trends * An integrated presentation not currently available in any other book * A thorough introduction to current design methodologies and chips designed with NoCs

Author : Monique Becker
Publisher : IOS Press
Page : 396 pages
File Size : 27,76 MB
Release : 1992
Category : Computers
ISBN : 9789051990812

GET BOOK

In today's highly competitive environment, the transputer market provides Europe with a great number of important assets. From the first transputer with its four links and OCCAM language, which opened the door to a whole series of distributed memory machines, to the T9000 with the C104 and the standardization of software programs, progress in this field has come a long way.