[PDF] All Digital Frequency Synthesizer In Deep Submicron Cmos eBook

Author : Robert Bogdan Staszewski
Publisher : John Wiley & Sons
Page : 281 pages
File Size : 15,44 MB
Release : 2006-09-22
Category : Technology & Engineering
ISBN : 0470041943

GET BOOK

A new and innovative paradigm for RF frequency synthesis and wireless transmitter design Learn the techniques for designing and implementing an all-digital RF frequency synthesizer. In contrast to traditional RF techniques, this innovative book sets forth digitally intensive design techniques that lead the way to the development of low-cost, low-power, and highly integrated circuits for RF functions in deep submicron CMOS processes. Furthermore, the authors demonstrate how the architecture enables readers to integrate an RF front-end with the digital back-end onto a single silicon die using standard ASIC design flow. Taking a bottom-up approach that progressively builds skills and knowledge, the book begins with an introduction to basic concepts of frequency synthesis and then guides the reader through an all-digital RF frequency synthesizer design: Chapter 2 presents a digitally controlled oscillator (DCO), which is the foundation of a novel architecture, and introduces a time-domain model used for analysis and VHDL simulation Chapter 3 adds a hierarchical layer of arithmetic abstraction to the DCO that makes it easier to operate algorithmically Chapter 4 builds a phase correction mechanism around the DCO such that the system's frequency drift or wander performance matches that of the stable external frequency reference Chapter 5 presents an application of the all-digital RF synthesizer Chapter 6 describes the behavioral modeling and simulation methodology used in design The final chapter presents the implementation of a full transmitter and experimental results. The novel ideas presented here have been implemented and proven in two high-volume, commercial single-chip radios developed at Texas Instruments: Bluetooth and GSM. While the focus of the book is on RF frequency synthesizer design, the techniques can be applied to the design of other digitally assisted analog circuits as well. This book is a must-read for students and engineers who want to learn a new paradigm for RF frequency synthesis and wireless transmitter design using digitally intensive design techniques.

Author : Amr Fahim
Publisher : Springer Science & Business Media
Page : 284 pages
File Size : 22,6 MB
Release : 2005-06-24
Category : Technology & Engineering
ISBN : 9781402080791

GET BOOK

This book examines the issue of design of fully-integrated frequency synthesizers suitable for system-on-a-chip (SOC) processors. This book takes a more global design perspective in jointly examining the design space at the circuit level as well as at the architectural level. The coverage of the book is comprehensive and includes summary chapters on circuit theory as well as feedback control theory relevant to the operation of phase locked loops (PLLs). On the circuit level, the discussion includes low-voltage analog design in deep submicron digital CMOS processes, effects of supply noise, substrate noise, as well device noise. On the architectural level, the discussion includes PLL analysis using continuous-time as well as discrete-time models, linear and nonlinear effects of PLL performance, and detailed analysis of locking behavior. The material then develops into detailed circuit and architectural analysis of specific clock generation blocks. This includes circuits and architectures of PLLs with high power supply noise immunity and digital PLL architectures where the loop filter is digitized. Methods of generating low-spurious sampling clocks for discrete-time analog blocks are then examined. This includes sigma-delta fractional-N PLLs, Direct Digital Synthesis (DDS) techniques and non-conventional uses of PLLs. Design for test (DFT) issues as they arise in PLLs are then discussed. This includes methods of accurately measuring jitter and built-in-self-test (BIST) techniques for PLLs. Finally, clocking issues commonly associated to system-on-a-chip (SOC) designs, such as multiple clock domain interfacing and partitioning, and accurate clock phase generation techniques using delay-locked loops (DLLs) are also addressed. The book provides numerous real world applications, as well as practical rules-of-thumb for modern designers to use at the system, architectural, as well as the circuit level. This book is well suited for practitioners as well as graduate level students who wish to learn more about time-domain analysis and design of frequency synthesis techniques.

Author : Howard Cam Luong
Publisher : Cambridge University Press
Page : 200 pages
File Size : 47,11 MB
Release : 2004-08-26
Category : Technology & Engineering
ISBN : 1139454579

GET BOOK

A frequency synthesizer is one of the most critical building blocks in any wireless transceiver system. Its design is getting more and more challenging as the demand for low-voltage low-power high-frequency wireless systems continuously grows. As the supply voltage is decreased, many existing design techniques are no longer applicable. This book provides the reader with architectures and design techniques to enable CMOS frequency synthesizers to operate at low supply voltage at high frequency with good phase noise and low power consumption. In addition to updating the reader on many of these techniques in depth, this book will also introduce useful guidelines and step-by-step procedure on behaviour simulations of frequency synthesizers. Finally, three successfully demonstrated CMOS synthesizer prototypes with detailed design consideration and description will be elaborated to illustrate potential applications of the architectures and design techniques described. For engineers, managers and researchers working in radio-frequency integrated-circuit design for wireless applications.

Author : Bram De Muer
Publisher : Springer Science & Business Media
Page : 270 pages
File Size : 24,15 MB
Release : 2003-01-31
Category : Language Arts & Disciplines
ISBN : 1402073879

GET BOOK

Examines the design of monolithic CMOS frequency synthesizers that can attain the highest spectral purity and fast switching with moderate power consumption, namely a DS-controlled fractional-N synthesizer. The authors (KU Leuven) first review the requirements of the frequency synthesizer in the DCS-1800 system, then develop high speed frequency dividers, high speed voltage controlled oscillators (VCOs), and a dual-path phase-locked loop (PLL) filter. The final chapter presents a monolithic 1.8 GHz DS fractional-N PLL frequency synthesizer, which may lead to an inexpensive cellular transceiver solution. Annotation (c)2003 Book News, Inc., Portland, OR (booknews.com).

Author : Omar Abdel Fattah
Publisher :
Page : pages
File Size : 49,47 MB
Release : 2016
Category :
ISBN :

GET BOOK

"Frequency synthesizers based on phase-locked loop (PLL) are ubiquitous components in RF communication systems. Frequency synthesizer PLLs must comply with the stringent requirements of RF systems such as noise, linearity, locking time, stability, and power consumption. The continuous shrinkage of the technology dimensions and power supply values exacerbated the situation and made the design more daunting especially at high frequencies. Integrability and long-life batteries have become extremely important targets in modern life. The ability to incorporate multiple standards in one device has recently stimulated a great deal of interest and brought to existence applications such as software-defined radio (SDR) and cognitive radio (CR). Such applications require very wide tuning range frequency synthesizers to cover multiple standards. The ability to cover this wide range with a single frequency synthesizer PLL is very desirable in terms of cost, area, and power. In this thesis, we tackle high frequency synthesis in light of the challenges imposed by modern CMOS technologies. More specifically, we tackle two design challenges. The first challenge is the need for wide tuning-range frequency synthesizer PLLs; and the second challenge is the need for analog circuits, including frequency synthesizer PLLs, that can operate from supply voltages below 0.6 V as predicted by semiconductor roadmaps for the next decade. In response to these technology demands, we provide three different IC implementations with measurement results to verify the theoretical findings. We demonstrate two frequency synthesizer PLLs in 65 nm CMOS technology. The first PLL focuses on wide tuning-range for applications such as SDR and CR, while operating from a supply voltage as low as 1.2 V. A continuous frequency range from 156.25 MHz to 10 GHz is achieved using a single frequency synthesizer PLL. The second PLL focuses on sub-1 V operation to generate a low-noise output. This PLL operates from a 0.55 V power supply and consumes 3 mW of power. The designed PLLs show comparable performance with the state-of-the-art PLLs in the literature in CMOS and other technologies. Furthermore, a third IC implementation of an ultra-low-voltage operational-transconductance-amplifier (OTA) is presented. The OTA combines different low-voltage techniques along with a novel biasing technique that allows operation from a supply voltage as low as 0.35 V. The ultra-low-voltage OTA can be used as a building block for the design of other biasing circuitry at low voltage such as bandgap references and voltage regulators." --

Author : Keliu Shu
Publisher : Springer Science & Business Media
Page : 227 pages
File Size : 26,90 MB
Release : 2006-01-20
Category : Technology & Engineering
ISBN : 0387236694

GET BOOK

Thanks to the advance of semiconductor and communication technology, the wireless communication market has been booming in the last two decades. It evolved from simple pagers to emerging third-generation (3G) cellular phones. In the meanwhile, broadband communication market has also gained a rapid growth. As the market always demands hi- performance and low-cost products, circuit designers are seeking hi- integration communication devices in cheap CMOS technology. The phase-locked loop frequency synthesizer is a critical component in communication devices. It works as a local oscillator for frequency translation and channel selection in wireless transceivers and broadband cable tuners. It also plays an important role as the clock synthesizer for data converters in the analog-and-digital signal interface. This book covers the design and analysis of PLL synthesizers. It includes both fundamentals and a review of the state-of-the-art techniques. The transient analysis of the third-order charge-pump PLL reveals its locking behavior accurately. The behavioral-level simulation of PLL further clarifies its stability limit. Design examples are given to clearly illustrate the design procedure of PLL synthesizers. A complete derivation of reference spurs in the charge-pump PLL is also presented in this book. The in-depth investigation of the digital CA modulator for fractional-N synthesizers provides insightful design guidelines for this important block.

Author : Jouko Vankka
Publisher : Springer Science & Business Media
Page : 212 pages
File Size : 12,19 MB
Release : 2013-04-17
Category : Technology & Engineering
ISBN : 147573395X

GET BOOK

A major advantage of a direct digital synthesizer is that its output frequency, phase and amplitude can be precisely and rapidly manipulated under digital processor control. This book was written to find possible applications for radio communication systems.

Author : Jouko Vankka
Publisher : Springer Science & Business Media
Page : 394 pages
File Size : 49,16 MB
Release : 2005-07-22
Category : Technology & Engineering
ISBN : 9781402031946

GET BOOK

The approach adopted in Digital Synthesizers and Transmitters for Software Radio will provide an understanding of key areas in the field of digital synthesizers and transmitters. It is easy to include different digital techniques in the digital synthesizers and transmitters by using digital signal processing methods, because the signal is in digital form. By programming the digital synthesizers and transmitters, adaptive channel bandwidths, modulation formats, frequency hopping and data rates are easily achieved. Techniques such as digital predistortion for power amplifier linearization, digital compensation methods for analog I/Q modulator nonlinearities and digital power control and ramping are presented in this book. The flexibility of the digital synthesizers and transmitters makes them ideal as signal generators for software radio. Software radios represent a major change in the design paradigm for radios in which a large portion of the functionality is implemented through programmable signal processing devices, giving the radio the ability to change its operating parameters to accommodate new features and capabilities. A software radio approach reduces the content of radio frequency (RF) and other analog components of traditional radios and emphasizes digital signal processing to enhance overall transmitter flexibility. Software radios are emerging in commercial and military infrastructure.